Skip to content

Comment on AI Chip Architecturesparent

Comments

Dumb question, wouldn't node size impact the logic latency itself on some level?

Yes smaller nodes give lower power operation with faster transistor switching speeds. You can also underpower a node to intentionally cause slower transistor switching speeds.

AboutSource Built by g1lg1l

Hackerly is an independent reader for Hacker News, built on the public HN API. Not affiliated with Y Combinator.