Skip to content

Comment on An FPGA Is an Impoverished Acceleratorparent

Comments

You can still abstract lots of it. For example chisel[1] does so through high level abstractions and parametrized generators - while still offering results equal to verilog.It's also also used for the open source risc-V architecture[4], the recent highly-efficient parallel cpu[2] done by a small start-up(2 guys),and a floating-point alu generator[3] that explores the design space of fpu's and finds optimal designs.

And reading about these projects, one gets the impression chisel was critical for them.

[1]https://chisel.eecs.berkeley.edu/chisel-dac2012.pdf

[2]http://www.eetimes.com/document.asp?doc_id=1324759

[3]http://ieeexplore.ieee.org/xpl/login.jsp?tp=&arnumber=654588...

[4]http://www.eetimes.com/author.asp?doc_id=1323406

AboutSource Built by g1lg1l

Hackerly is an independent reader for Hacker News, built on the public HN API. Not affiliated with Y Combinator.