Cacheline boundary?

Probably, because caches line sizes are an implementation detail, not part of the architectural specification.