Skip to content

Comment on Transistor Options Beyond 3nm (2018)parent

Comments

Historically, each layer of circuits could have a flaws and so yield would drop per layer. With chiplet packaging you might be able to stack some of the chips vertically, if you can handle that much heat.

So for instance how much could you scale performance of a mobile chip by adding more transistors vertically until it has close to the same power draw as a desktop chip?

AboutSource Built by g1lg1l

Hackerly is an independent reader for Hacker News, built on the public HN API. Not affiliated with Y Combinator.