Skip to content

Comment on SiFive Introduces 7 Series RISC-V Cores with E7, S7 and the U7 Seriesparent

Comments

That shouldn't be super hard. I don't think there is much assembly in either. And C can be compiled to RISC-V already.

My only experience porting node was to a specialized ARM system a while ago, so ARM support may have been already built in or things may have changed.

edit: as people have commented, there indeed is a fair amount of arch specific stuff for reference the mips directory https://github.com/v8/v8/tree/master/src/mips64

V8 has a JIT, which is always going to require work to port to a new architecture. But the new-ish TurboFan backend is supposed to have the architecture-dependent parts relatively well factored out[1], so it's not as hard as it might be.

https://docs.google.com/presentation/d/1_eLlVzcj94_G4r9j9d_L...

v8 is a JIT compiler. It emits instructions for specific architectures. So even if it's not written in assembly, it has some very architecture specific parts in it.

AboutSource Built by g1lg1l

Hackerly is an independent reader for Hacker News, built on the public HN API. Not affiliated with Y Combinator.